IN THE CLAIMS:

1. (Currently Amended) A context switching system for a multi-thread execution pipeline loop having a pipeline latency, comprising:

a single miss fulfillment first-in-first-out buffer (FIFO);

a context switch requesting subsystem configured to:

detect a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency, and generate a context switch request for said thread; and

a context controller subsystem configured to receive said context switch request and, based thereon, store said thread in said <u>single</u> miss fulfillment FIFO to prevent said thread from executing until said device request is fulfilled, said thread sequencing through <u>said</u> entire <u>said single</u> miss fulfillment FIFO at a rate <u>substantially equivalent to having a period associated with said pipeline latency before exiting therefrom.</u>

- 2. (Previously Presented) The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to allow a new thread to enter said multi-thread execution pipeline loop after storing said thread in said miss fulfillment FIFO.
- 3. (Original) The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to allow other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled.
- 4. (Previously Presented) The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to:

store said thread in said miss fulfillment FIFO upon reaching an end position of said multi-

thread execution pipeline loop, and

reinsert said thread into said multi-thread execution pipeline loop at a beginning position after said thread exits said miss fulfillment FIFO.

- 5. (Previously Presented) The context switching system as recited in Claim 1 wherein said thread is looped back to a beginning stage of said multi-thread execution pipeline loop when said thread reaches an end stage of said multi-thread execution pipeline loop and said thread has not finished processing.
- 6. (Previously Presented) The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to sequence said thread through said miss fulfillment FIFO at a rate equal to said pipeline latency of said multi-thread execution pipeline loop.
- 7. (Original) The context switching system as recited in Claim 1 wherein said device request is a request to access external memory due to a cache miss status.
- 8. (Currently Amended) For use with a multi-thread execution pipeline loop having a pipeline latency, a method of operating a context switching system, comprising:

detecting a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency;

generating a context switch request for said thread when said thread issues said device request; and

receiving said context switch request and storing said thread based thereon in a <u>single</u> miss fulfillment first-in-first-out buffer (FIFO) until said device request is fulfilled, said thread sequencing through <u>said</u> entire <u>said single</u> miss fulfillment FIFO at a rate <u>substantially equivalent to having a period associated with</u>-said pipeline latency before exiting therefrom.

9. (Previously Presented) The method as recited in Claim 8 further comprising allowing a

new thread to enter said multi-thread execution pipeline loop after storing said thread in said miss fulfillment FIFO.

- 10. (Original) The method as recited in Claim 8 further comprising allowing other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled.
- 11. (Previously Presented) The method as recited in Claim 8 further comprising: storing said thread in said miss fulfillment FIFO upon reaching an end position of said multi-thread execution pipeline loop, and

reinserting said thread into said multi-thread execution pipeline loop at a beginning position after said thread exits said miss fulfillment FIFO.

- 12. (Previously Presented) The method as recited in Claim 8 further comprising looping said thread back to a beginning stage of said multi-thread execution pipeline loop when said thread reaches an end stage of said multi-thread execution pipeline loop and said thread has not finished processing.
- 13. (Previously Presented) The method as recited in Claim 8 further comprising sequencing said thread through said miss fulfillment FIFO at a rate equal to said pipeline latency of said multithread execution pipeline loop.
- 14. (Original) The method as recited in Claim 8 wherein said device request is a request to access external memory due to a cache miss status.
- 15. (Currently Amended) A fast pattern processor that receives and processes protocol data units (PDUs), comprising:
 - a dynamic random access memory (DRAM) that contains instructions;
 - a memory cache that caches certain of said instructions from said DRAM; and

therefrom.

a tree engine that parses data within said PDUs and employs said DRAM and said memory cache to obtain ones of said instructions, including:

a multi-thread execution pipeline loop having a pipeline latency, and a context switching system for said multi-thread execution pipeline loop, having:

generates a context switch request for said thread, and

a <u>single</u> miss fulfillment first-in-first-out buffer (FIFO);

a context switch requesting subsystem that:

detects a device request from a thread executing within said multithread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency, and

a context controller subsystem that receives said context switch request and, based thereon, stores said thread in said <u>single</u> miss fulfillment FIFO until said device request is fulfilled, said thread sequencing through <u>said</u> entire <u>said single</u> miss fulfillment FIFO at a rate <u>substantially equivalent to having a period associated with said pipeline latency before exiting</u>

- 16. (Previously Presented) The fast pattern processor as recited in Claim 15 wherein said context controller subsystem further allows a new thread to enter said multi-thread execution pipeline loop after said thread is stored in said FIFO.
- 17. (Original) The fast pattern processor as recited in Claim 15 wherein said context controller subsystem further allows other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled.
- 18. (Previously Presented) The fast pattern processor as recited in Claim 15 wherein said context switching system is further configured to:

store said thread in said miss fulfillment FIFO upon reaching an end position of said multithread execution pipeline loop, and

reinsert said thread into said multi-thread execution pipeline loop at a beginning position after said thread exits said miss fulfillment FIFO.

- 19. (Previously Presented) The fast pattern processor as recited in Claim 15 wherein said thread is looped back to a beginning stage of said multi-thread execution pipeline loop when said thread reaches an end stage of said multi-thread execution pipeline loop and said thread has not finished processing.
- 20. (Previously Presented) The fast pattern processor as recited in Claim 15 wherein said context controller subsystem sequences said thread through said miss fulfillment FIFO at a rate equal to said pipeline latency of said multi-thread execution pipeline loop.
- 21. (Original) The fast pattern processor as recited in Claim 15 wherein said device is said DRAM and said device request is a request to access said DRAM due to a cache miss status from said memory cache.